The cryptographic security provided by various techniques of random number generator (RNG) construction is one of the developing research areas today. Among various types of RNG, the true random bit generator (TRBG) can be considered as the most unpredictable and most secure because its randomness seed is generated from chaotic sources. This paper proposes a design of TRBG model based on double-scroll attractors circuits with GST memristor. After implementation and simulation of the chaotic circuit with GST memristor emulator, the chaotic behavior of the output voltage and inductor current were received. Moreover, their dependence on the input voltage revealed the close to double-scroll form. The randomness generated from the proposed circuit was tested by analysis of the Fast Fourier Transform (FFT) and Lyapunov exponents of the output voltage.
I. INTRODUCTION
T HE Random Number Generator (RNG) is widely used in various technology spheres. Thus, it is one of the dominant tools in cryptographic security today and its importance gradually rises with the technological development. There are many different techniques to create RNGs based on their classification: true random number generator (TRNG), pseudo random number generator and hybrid number generator. As TRNG is generated from natural/non-deterministic and chaotic sources, its randomness seed can be considered as the most unpredictable and consequently most secured. One example of the non-deterministic source is the chaotic oscillator which generates double-scroll attractors [1] , [2] , [3] . This chaotic oscillator is modeled by analogy of the circuit implemented by Chua in 1971, which is essentially oscillator with nonlinear resistor for executing chaotic behavior [4] . Moreover, relatively new and full of potential memristive technology allows to replace non-linear resistor in the proposed chaotic circuit for TRNG because of its non-linear and distinctive electrical properties. Memristors are differed from each other and classified according to the manufacturing technology, materials and related features [5] . In this paper we propose a design of TRNG circuit that is based on Phase-Change Memory device (Ge 2 Sb 2 T e 2 ), which is known as GST memristor [6] , [7] , [8] , [9] . Currently, there is no physical model of GST memristor. Due to this reason, we start with the investigation of the characteristic equations and parameters of GST memristor and emulate its behavior using LTSpice. GST memristor emulator circuit is based on the different resistance levels. According to Li et al. [10] , the emulator can be constructed from three serial resistors with different values and parallel to them two capacitors.
This paper is organized as follows. We first investigate the properties of GST memristor and construct its emulator circuit in LTSpice software. Then, mathematical calculations and analysis for GST memristor and parameters of other devices are performed. After that, we analyze and compare the original Chua's circuit with two diodes and the modified circuit with GST memristor model in order to receive doublescroll attractors and reveal the most efficient one.
II. GST MEMRISTOR EMULATOR CIRCUIT
The chaotic circuit constructed in this paper is based on the fundamental Chua's circuit with non-linear resistor implementation. The original circuit of Chua is demonstrated on Fig. 1 . As it was mentioned by Kennedy [11] , the original circuit has non-linear resistor, which is implemented using two diodes with different polarities and two pairs of resistors (R 4,5 = 3.3kΩ and R 2,3 = 47kΩ), and negative resistor, which consists of operational amplifier and three resistors (290Ω, 290Ω and 1.2kΩ). Besides non-linear and negative resistors, the chaotic circuit consists pair of capacitors (C 1 = 4.6nF and C 2 = 47nF ), inductor and resistor (L 1 = 8.5mH and R 1 = 1.6kΩ) Figure 1 . Chua circuit with two diodes and resistors implementing non-linear resistor behavior [11] In order to implement new modified Chua's circuit with GST memristor, the GST memristor's emulator circuit with 3 different levels resistors and two capacitors was constructed. As it was suggested by Li et al. [10] , the emulator circuit consisting of contact resistor of the electrodes R s serially connected to parallel connection of pure resistor and capacitor of GST (R p and C p ). In order to better represent equivalent behavior of the GST memristor two main sources of defect in crystalline grain and at grain boundaries should be considered. That is why, R p and C p are separated to R g and C g and R gb and C gb , that corresponds to the first and second types of defects. The corresponding circuit of the GST memristor emulator can be observed on the Fig. 2 . 
III. MATHEMATICAL ANALYSIS
The mathematical analysis of the new chaotic circuit with the GST memristor emulator starts from revealing characteristic equations of the main device in the circuit -GST memristor emulator. The relationship between all components of the emulator circuit, which were described in the previous section, can be characterized by following equation for the total impedance of the circuit:
Based on the Eq. (1) generally the memristor emulator circuit was constructed ( Fig. 2 ) and the corresponding values were selected, which will be discussed in the discussion section.
Other important equations for characterization of the GST memristor were described by the Xiao et el. [12] , [13] the characteristic equations for the GST memristor are [14] :
Here, V M and I are voltage and current passing through the memristor, M and W represents memristance and phase of GST, and V L and V R are threshold voltages [15] , [16] . θ() is the unit step function which limits memristance to the R 1 and R 2 values. Also, α and β are characteristic rates of change of memristor, depending whether V M is less or greater than threshold voltage, respectively. Moreover, γ is the correction factor for the variation of memristance because of phase transition, while W t is the threshold of phase transition and φ(W) is the mapping function of phase. The nature of these equations is still under the study. Secondly, it is important to analyze the total chaotic circuit. After analysis of the chaotic circuit with HP memristor by Muthuswamy [17] , the following characteristic differential equations for the circuit components without considering memristor effects were derived by him:
Taking into the account the memristor effect and using the above four equations the nonlinearity equation of the charge in chaotic circuit was derived and taken as cubic [17] :
From the Eq. 10 the next one for memductance can be derived using derivatives:
All the above equation can be related to our chaotic circuit with GST memristor, as the circuit is close to ours. All components from the HP memristor's emulator circuit can be generally compared with the components of GST memristor's emulator circuit. Therefore, θ and σ values, which are constants from the Eq. 10 and Eq. 11, for GST memristor emulator circuit can be characterized with the following equations:
Another important part of the chaotic circuit that must be analyzed is the negative resistor. In order to mathematically analyze the negative resistor circuit, which is designed with operational amplifier and three resistors (see Fig. 3 ), it is necessary to provide the small-signal analysis. Small-signal analysis is the method to express behavior of non-linear device in terms of linear equations. As it can be seen from the Fig. 4 , the operational amplifier was replaced by voltage controlled voltage source, input and output resistors, which is basically the small-signal model circuit. Parametric equations for the circuit on the Fig. 4 can be derived by analyzing it in the following way. Let the operational amplifier be considered as an ideal one. It means, that resistors r in and r out , which are parameters inside operational amplifier, are equal to infinity and zero values. Thus, during the analysis r in is replaced by open-circuit notation and rout with short-circuit. In order to properly derive equations of small-signal circuit, it should be considered more specifically as on the Fig. 5 . First of all, the equation for resistance of the input source R in should be calculated. From the nodal analysis of the circuit on the Fig. 5 , it is clear that voltage at the node V+ is represented by Eq. (14), where V S is the voltage supplied by the source (in this case sinusoidal signal connected with memristor, which is completely equal to the i×R plus because of infinitely large r in ) and V out is the output voltage of the operational-amplifier.
On the other side of the open-circuit part the following equation at the node V-using Voltage divider principle can be derived:
Due to the open circuit between V+ and V-, they can be considered as equal. Equalization of Eq. (14) and Eq. (15) leads to the following:
Derivation of V out :
In order to find input current i, the nodes V+ and V out should be considered. As R plus is the positive feedback resistance, input current goes from V s to V out through it:
Consequently, resistance of the input source R in is calculated simply by division of V s to Eq. (21).
Hence, input resistance of the negative resistor circuit has negative value. Secondly, the equation for the output resistance of the negative resistor circuit should be calculated. In order to find it out, open circuit output voltage and short circuit current are required. Open circuit voltage can be calculated by considering node V out with r in = ∞ and r out = 0 conditions and using voltage divider technique.
Inserting Eq. (14) and Eq. (15) into Eq. (23 leads to the following expression for V out :
After manipulations and solving for V out the Eq. 24 is obtained.
Then, in order to find short-circuited current i sc the circuit on the Fig. 6 has to be analyzed. According to the Fig. 6 , when the node V out is shortcircuited, V out =0, the V-also becomes 0, as it was derived in (15) . Therefore, the following equation is received after KCL technique:
Finally, the division of Eqn.(24) by Eqn. (25) results in the following equation for R out :
Considering the fact, that usually A>>1 (large numbers) Eqn. (26) can be approximated as: Figure 16 . Power of the chaotic circuit with GST memristor emulator circuit implemented with resistors and capacitors Both Chua circuits constructed with non-linear resistor and GST memristor emulator have visually chaotic behavior for the voltage transient characteristic, as it can be seen from the Fig.  7 and 12. In order to demonstrate the randomness of the signal spectra, the FFT of output voltage was performed, as it can be seen on the Fig. 10 and Fig. 15 . The significant variations in amplitude corresponding to different frequency values prove the randomness of the signal. However, the relationship of inductor current with input voltage and input-output voltages relationship plots do not have perfectly corresponding to theory double-scroll forms as original circuit shows ( Figs.  8-9 ), but generally resembling double scrolls with chaotic relations with each other (Figs. 13-14) . The power across the each component of both non-linear resistor circuit and GST memristor emulator circuit was found from the simulation and their power/time dependence across op-amp are shown on the Figs. 11 and 16 .
V. DISCUSSION
In this paper we demonstrate the simulation for the Chua's original chaotic circuit with non-linear resistor consisting of diodes and resistors together with modified circuit with GST memristor emulator circuit. This section aims to compare results of both circuits in order to reveal the effect of the memristor addition to the circuit.
A. Fast Fourier Transform
First of all, as it can be concluded from comparison of Fig. 10 and Fig. 15 , where FFT of output voltage signals are illustrated, generally the output signal can be counted as random. As it can be seen from Fig. 10 , the peak amplitude values for the original circuit attain approximately 600, while for the memristive circuit it reaches 700.
B. Power analysis
Another important factor that was revealed by the general comparison of both circuits is power consumption. The original circuit requires 9V value for V cc and V ee for generating best chaotic output, while modified circuit requires only 3V . It means that second circuit has approximately 3 times less power dissipation. However, the real analysis revealed the following result. According to average calculation of data from each component in non-linear circuit of original chaotic Chua circuit the power is 5.02mW . While the calculation of average power of each component in GST memristor emulator circuit of new chaotic Chua circuit gave 4.47mW . It can be concluded, that the less power consumption of the Chua circuit with GST emulator is proved and the difference between it and the original circuit's power is 0.55mW . Also, from the Fig.  16 it can be visually seen that power in the circuit with GST memristor varies from about 1.20mW to 1.80mW , whereas in original circuit it varies from approximately 4mW to 26mW , as it can be noticed from Fig. 11 . In spite of receiving small variations in values, low power consumption of the circuit with GST memristor emulator is still big advantage.
C. Area analysis
Also, besides comparison in terms of power the area calculation is important too. In order to calculate area of the original chaotic circuit with non-linear resistor circuit, the standard values of areas for diodes and resistors are taken. Diode 1N4148 dimensions are: 3.4 × 1.75 mm 2 for the cathode and 25.4 × 0.55 mm 2 for wires. Regular chip resistor dimensions are 0.6 × 0.3 mm 2 . In total, the area of about 162 mm 2 will be occupied by the Chua circuit with nonlinear resistor consisting of two different polarities diodes and resistors. For the chaotic circuit with GST memristor, assuming that the designed GST memristor model will be used, the total occupied area is assumed to be about 1 × 1 um 2 , where the GST layer thickness is 150nm, and for the electrodes is 100nm, according to Li et al [18] . Hence, the area for the GST memristor model 162000 times smaller than the area for the non-linear resistor. If the emulator circuit is considered, standard dimensions for the chip capacitor are 0.51×0.25 mm 2 . The overall area occupied by GST emulator circuit is approximately 1.155 mm 2 , which is still 140 times lesser than the area of the non-linear resistor. Thus, in terms of area parameter it is proved that the advantage on the chaotic circuit with GST memristor side. 
D. Lyapunov exponents randomness test
Moreover, in order to better understand randomness in the constructed circuit, the Lyapunov exponents were generated in MatLab software. Corresponding θ and σ values for the characteristic memductance equation of the memristor circuit calculated by Eq. 12 and Eq. 13, are 0.4×10 −3 and 1.35×10 −6 respectively. The Lyapunov exponents for the received σ and θ parameters are shown on the Fig. 17 . As it can be seen from the Fig. 17 , there are two exponents that have similar pick values 4 but with different signs at the beginning. After few time firstly positive exponent (purple color) becomes negative and stable, while firstly negative exponent (yellow color) becomes fluctuating around x axis. Generally, both exponents are in close agreement and their sum (red color) is fluctuating negative exponent, which proves presence of the chaos in the circuit [17] .
E. Values of components
Finally, the values of used parameters for the GST memristor emulator circuit are R s =100Ω, R g =25.9kΩ, R gb =280Ω, as it is recommended in Li et al. [10] , and capacitors values as C g =5pF and C gb =30.6pF are selected, as it is recommended by Li et al. [18] . Parameters for the rest circuit general elements are: R 1 =2kΩ, C 2 =100nF , C 1 =10nF , L 1 =18mH, R plus =250Ω, R minus =230Ω and R load =2.5kΩ. Also, sinusoidal voltage source with 1kHz frequency and 11V amplitude is connected to memristor emulator circuit part. The variations of general elements in the circuit significantly influence on the output. That is why, these parameters are most appropriate to be used. On the same time, variations of GST memristor emulator parameters do not provide visual differences in the output. However, when the R g value is changed from 25.9kΩ to 40.9kΩ, the corresponding output data were collected and their difference was observed and plotted. As it can be observed from the Fig. 18 , difference between voltage values for different resistances is also chaotic and achieves the maximum of approximately 2 times and minimum of close to 0. Thus, as the change is highly variable, it is difficult to observe it in the output of the chaotic circuit. 
VI. CONCLUSION
This paper aimed to show that chaotic behavior can be achieved from the Chua's oscillator circuit with GST memristor emulator. After construction and simulation of the original and modified with GST memristor emulator Chua's circuits in LTSpice software the results were compared. The chaotic output from the targeted memristive circuit was obtained. Deviations in amplitude of randomness according to FFT for the new circuit to about 100 greater than in original circuit. Also, comparison in terms of area and power indicates the advantage of the Chua circuit with GST memristor emulator circuit. Additionally, Lyapunov exponents randomness test proved the presence of the chaos in the new Chua's circuit with GST memristor emulator. In the future, more investigations of memristor emulator circuit and analysis of its parameters could be conducted. It is recommended to analyze the integration of GST memristor emulator circuit to the chaotic circuits which generates N-scroll attractors, in order to receive more chaotic behavior. The importance of this research topic can be considered in terms of integration of RNG circuits based on memristors in design of neuromorphic circuit. The fabrication of neuromorphic architectures using RNG based on memristors gives more advantages in terms of technology and makes it compatible with arrays configurations, such as crossbar.
